Input: circuit net, planned layout shape, planned peripheralconnector place-
ments.

Processing:
   Initial hierarchical CMPN(Circuit Module ProcessNetwork) genera-
   tion from a given flat circuit net.
   Placement and wiring by using HRCTL algorithm.

Output: Layout diagram display.


(1) Circuit network display and problem definition.



(2) Initial CMPN generation.




					- 32 -