ON PARALLEL COMPUTATIONAL COMPLEXITY OF UNIFICATION 1

Hiroto YASUURA

Department of Information Science Faculty of Engineering Kyoto University Kyoto 606.JAPAN

ABSTRACT

The computational complexity of unification in first-order logic under parallel computation scheme is discussed. A parallel unification algorithm is presented on a combinational logic circuit model and its complexity is analyzed. In order to discuss the lower bound of parallel time complexity of unification, we show that unification is the one of the hardest problems in the class of problems resolved by polynomial size circuits. Namely, it seems to be difficult to design very parallel efficient algorithm for unification.

1. INTRODUCTION

The problem of unification in firstorder logic is one of elementary operations
in the area of theorem proving and logic
programming languages such as PROLOG. The
unification problem is defined as follows:
Given two terms consisting of function
symbols and variables, find, if it exists, a
simple substitution which makes two terms
equal.

Unification was first introduced by Robinson (Robinson 1965) as the basic operation of resolution and implemented in several resolution systems (Nilson 1971) (Cang and Lee 1973) and logic programming language PROLOG (Kowalski 1979). Two linear unification algorithms were proposed, in sequential computation, independently in (Paterson and Wegman 1978) and (Martelli and Montanari 1982). For more efficient implementation of unification, one may try to design a parallel unification algorithm (Yamaguchi 1984) (Vitter and Simons 1984).

However, no efficient parallel algorithm has been known and implemented.

In this paper, we are concerned with the complexity of unification in parallel computation. We first show a parallel algorithm for unification in time O(log n + n'log n'), where n is the length of given terms and n' is the number of variables in the terms. Next we discuss the lower bound on the time complexity of unification in parallel computation. As the result, we show that it seems very hard to design a much more efficient unification algorithm using parallel computation than sequential one. Namely, it is difficult to design a parallel unification algorithm in time O(log n), even if we can use infinite numbers of processors. In other words, it seems that unification contains essentially sequential computation which might not accelerate by parallel computation scheme in the worst case (Yasuura 1983).

For the model of parallel computation, we use combinational logic circuits constructed of fan-in restricted logic elements. This model seems to be one of the most stable models of parallel computation from computational complexity view point. Moreover, combinational logic circuits are the most natural model of implementation of parallel algorithms by hardware. The computation time is measured by the depth of circuits (Savage 1976).

The parallel unification algorithm is presented in section 4, and its computation time is analyzed. In the section 5, we discuss about the lower bound of the parallel computation time of unification and show the unification problem is log-depth complete for a class of problems that can be solved by polynomial size circuits (Borodin 1977) (Yasuura 1982). Namely, if we can design circuits with depth O(log'n) for unification, all problems in this class can be computed by circuits with depth O(log'n) for any positive integer k, where n is the size of problems. Therefore, we can say that unification is the hardest problem in this

¹⁾ This research is based on the result of activities of working groups for the Fifth Generation Computer System Project of Japan. This work was supported in part by Hattori Engineering Research Foundation Grant and in part by Grant in Aid for Scientific Research of Japan No.59750274.

class which includes all problems having polynomial algorithms in sequential computation. It is also shown that unification is log-space complete for PTIME (Jones and Leaser 1976), by the similar discussion on the above parallel computation.

2. UNIFICATION

Let A_i (i=1,2,...) be a set of i-adic function symbols and A_0 be a set of constant symbols. $\bigcup_{i=0,1,...i}^{N} A_i$ is denoted by A. Let X be a set of variables. We assume that $A^{n}X=\emptyset$.

Terms on A and X are defined recursively as follows:

- (1) Any a in A and any x in X are terms.
- (2) If t₁, t₂, ..., t_i are terms and f is a member of A_i, then f(t₁,t₂,...,t_i) is also a term.
- (3) All terms are generated by applying the above rules (1) and (2).

Let T be the set of terms on A and X. A substitution s:X->T is represented by a finite set of ordered pairs of terms and variables

{(t_i, x_i); Every t_i is a term, every x_i is a variable and no two pairs have the same variable as the second element.}.

Applying a substitution s to a term t, we represent the resulting term by t_s . t_s is called an instance of t_s .

A substitution s is called a unifier for t_1 and t_2 , if and only if $t_{1s}=t_{2s}$. We also say that t_1 and t_2 are unifiable when there is a unifier for them.

A unifier s is said to be the most general unifier (MGU), if and only if for every unifier s' of the set there is a substitution s" such that s'=s*s", where * means the composition of substitutions.

A term t can be represented by an acyclic directed graph G=(V,E), called a term graph, as the following manner: ...

- (1) Each vertex v in V has a label p in A^UX. No two vertices have a same label in X, and the outdegree of them are 0. A vertex having a label in A. (i≥0) has i outgoing edges each of which is labeled by a distinct positive integer j in {1, 2, ..., i}.
- (2) A vertex with label p in A VX represents term p (p is a constant or a variable).
- (3) A vertex v with label f in A, (i≥1) represents term f(t₁, t₂, ..., t₁) where t₁ is a term represented by the vertex pointed by the j-th outgoing edge of v. We sometimes call vertices with labels in X

variable vertices, and ones with labels in A function vertices.

A term graph G=(V,E) is encoded in $O(m \log n + n \log n)$ bits, where n is the number of vertices in V and m is the number of edges in E.

Now we will define the unification problem formally.

[Definition 1] The unification problem (UP) is defined as follows: For a given term graph G and two vertices v₁ and v₂ in G, find, if it exists, the most general unifier s for terms t₁ and t₂ which are represented by v₁ and v₂ respectively.

[Definition 2] The unifiability decision problem (UDP) is defined as follows: For a given term graph G and two vertices \mathbf{v}_1 and \mathbf{v}_2 in G, decide whether or not \mathbf{t}_1 and \mathbf{t}_2 are unifiable.

3. COMPUTATION MODEL AND HYPERGRAPHS

3.1 Parallel Computation Model

In this paper, we adopt combinational logic circuits as a model of parallel computation. A basis is a finite set of logic functions. A combinational logic circuit C over a basis B is a labeled acyclic directed graph. Vertices with indegree 0 are input vertices each of which is labeled with an element in {x₁, x₂,..., x_n, 0, 1}. Output vertices each of which is labeled with an output variable have indegree 1. Other vertices are computation ones each of which is labeled with a logic function in B. Indegree of a vertex labeled with an i-variable function f is just i. The computation of C is defined as ordinal manner (Savage 1976).

Levels of computation vertices in a circuit C are defined in the following way: the level of each input vertex is 0; the level of a computation vertex v is one greater than the maximum of the levels of the vertices to which v is adjacent.

The size of a combinational circuit C, denoted size(C), is the number of computation vertices in C. The depth of C, denoted depth(C), is the maximum level of the computation vertices in C. We assume that the delay of computation only depends on the delay in each computation vertex (gate) and that they have same value. So depth(C) is linearly proportional to the delay of computation on C.

The combinational (or circuit) complexity of a function f relative to a basis B, denoted $\mathbf{C}_{\mathbf{B}}(\mathbf{f})$, is the smallest size of a circuit over B that computes f. The

delay complexity of f relative to B, denoted $D_B(f)$, is the smallest depth of a circuit over B that computes f.

3.2 Directed Hypergraphs and Reachability Problem

In algorithms for UP and UDP in the next section, we will transform UP and UDP to the following reachability problem on directed hypergraphs. Here we define the directed hypergraph and the reachability problem on it.

[Definition 3] A directed hypergraph H is denoted (V,E), where V is a set of vertices and E is a set of directed hyperedges. A hyperedge e is an ordered pair of a set of vertices V_e in V and a vertex v_e in V-V_e, denoted (V_e, v_e). The number of elements in V_e is called the rank of hyperedge e. The rank of the directed hypergraph H is defined by the maximum rank of all hyperedges in E.

A directed hypergraph with rank 1 is just a directed graph. In this paper, we sometimes distinguish hyperedges with rank 1, called simply edges, from hyperedges with rank more than one.

An incidence matrix of a directed hypergraph H=(V,E) is an $n \times m$ matrix (a_{ij}) , where n=|V| and m=|E|. Each entry a_{ij} represents a relation between the vertex v_i and the hyperedge $e_j=(V_{e_j}, v_{e_j})$. If $v_i=v_{e_j}$ then $a_{i,j}=2$, if v_i is included in V_{e_j} then $a_{i,j}=1$, and otherwise $a_{i,j}=0$. We can encode $(a_{i,j})$ into binary with $0 \times m$ bits.

Now, we will define the reachability problem on directed hypergraphs. The reachability problem is a generalization of the reachability problem on directed graphs which has been examined in detail in the theory of computational complexity (Borodin 1977).

[Definition 4] In a directed hypergraph H=(V,E), v in V is said to be reachable from a subset S of V if and only if v is the member of S or there exists a hyperedge (V, v) such that all vertices in V is reachable from S.

[Definition 5] The reachability problem of directed hypergraphs (DHGAP) is defined as follows: For a given incidence matrix of a directed hypergraph H=(V,E), a subset of vertices S and a vertex v in V, determine whether v is reachable from S.

4. A PARALLEL UNIFICATION ALGORITHM

4.1 A Unification Algorithm

First we show an algorithm for UDP.

[Algorithm 1] UNIFY

Input A binary coding of a term graph G=(V,E) on X^UA, and vertices v₁ and v₂ in V which represent terms t₁ and t₂, respectively.

Output If t₁ and t₂ are unifiable, the output is 'YES'. Otherwise it is 'NO'.

Method

Step 1. Generate a directed hypergraph H=(V',E') from G as follows:

(1) For every pair of vertices v_i and v_j in V, there is a vertex v_{ij} in V' where v_{ij}=v_{ji}.

(2) If v_i and v_j have the same label in A and the h-th outgoing edges of them point to v_q and v_r respectively, an edge (v_{ij}, v_{qr}) is in E'.

(3) If the label of v_q is a variable in X, a hyperedge ({v_{iq}, v_{jq}}, v_{ij}) is in E' for every v_i and v_i

Step 2. Compute the reachability problem of H from {v₁₂} to every vertex in V' in parallel.

Step 3. If there exists a vertex v_{ij} in V^i such that it is reachable from v_{12} and v_i and v_j have different labels in A, output 'NO' and stop.

Step 4. For all v_{ij}'s which are reachable from v₁₂ and v_i or v_j has a label in X, add edges into G by the following way. We call it resulting graph G'.

(1) If the label of v_i (v_j) is in X and the label of v_j (v_i) is in A, then add edge (v_i , v_j) ((v_j , v_i)) into G.

(2) If both v_i and v_j have distinct labels in X, add edge (v_i,v_j) into G, where v_i is assumed to be assigned the smaller integer than v_j in the coding.

Step 5. Examine whether the graph G' is acyclic in parallel. If G' is acyclic output 'YES', otherwise 'NO'.

Note that the computation of each step in UNIFY can be performed in parallel. We will discuss the computation time of these steps in the following subsection.

[Theorem 1] Algorithm UNIFY computes UDP correctly.

(Proof) For a given G and (v1, v2), t1 and t are unifiable if and only if vertices in Gare partitioned by an equivalence relation satisfying the following conditions (Paterson and Wegman 1978):

- (1) if two function vertices are equivalent then their corresponding sons are equivalent in pairs;
- (2) each equivalence class does not contain the vertices with distinct symbols in A;
- (3) a reduced graph by the equivalent relation is acyclic.

We define an equivalence relation from the hypergraph H in Step 1 and Step 2. Namely, if v_{ij} in H is reachable from v₁₂, v_i is equivalent to v in G. Algorithm UNIFY stops at Step 3, if and only if the relation does not satisfy the condition (1) and (2). The condition (3) is checked by the acyclic test in Step 5.

[Example 1] Fig.1 shows an execution of UNIFY for term

f(x₁,g(x₂,x₃),x₂,b) and

 $f(g(h(a,x_5),x_2),x_1,h(a,x_4),x_4).$

(a) is a term graph representing these two In (b), a part of the hypergraph H reachable from vertex (1,11) is illustrated. The hyperedge $(\{(2,10),(3,2)\},(3,10))$ means that in the term graph G vertex 3 and 10 should also be unifiable because vertex 2 (representing variable x₁) must be unifiable with both 3 and 10. In H, each black node represents vertex where at least one element of the label corresponds to a variable vertex in G. (c) is the resulting graph G'. Dotted lines express edges added in Step 4.

It is easy to obtain the most general unifier from graph G' which is constructed in algorithm UNIFY. Thus we have an algorithm for UP by trivial modification of UNIFY.

[Algorithm 2] UNIFY-2


Input A binary coding of a term graph G=(V,E) on X^UA, and vertices v₁ and v₂ in V which represent terms t₁ and t₂, respectively.

Output The most general unifier for t and t. The mgu is represented by a term graph and a set of pairs {(v_i, x_i)} where v_i is a vertex in the graph and x_i is a variable in X.


Method

. By algorithm UNIFY, generate the resulting graph G' in Step 4 of Step 1. UNIFY. If t and t is not unifiable, output 'NO'!


Step 2. For all function vertex v, if v has a variable vertex v' as the j-th son, replace the j-th edge (v, v') by (v,



(a) A Term Graph G



(b) Reachable Part of Hypergraph H



(c) The Resulting Graph G1

Fig.1 Execution of UNIFY

- v") where v" is selected as follows:
- (1) If a son of v' is a function vertex u, let v" be u.
- (2) If all sons of v' are variable let v" be the son vertices, reachable from all other sons.
- (3) If v' has no son, let v" be v'. Step 3. For every vertex v with a variable label x, if there is an outgoing edge make a pair (v', x) as from v, follows:
 - (1) If all outgoing edges from v are

pointing only variable vertices, make pairs (v', x)'s where v' is the son of v reachable from all other sons.

(2) If there are function vertices pointed by outgoing edges, select a function vertex v' in them and generate a pair (v', x).

Step 4. Delete all edges from variable vertices.

Step 5. Delete all vertices that are not reachable from vertices in the pairs obtained in Step 3.

[Example 2] From the graph G' in Fig.1 (c), we obtain the most general unifier $\{(g(h(a,b),h(a,b)),x_1), (h(a,b),x_2), (h(a,b),x_3), (b,x_4), (b,x_5)\}.$

4.2 Depth Complexity of Algorithm UNIFY

In this subsection, we analyze the depth of a combinational logic circuit which computes UDP according to algorithm UNIFY.

Let n be the number of vertices in a given term graph G, n' be the number of variable vertices, and m be the number of edges in G.

[Lemma 1] The reachability problem of a hypergraph H in Step 2 can be computed by a combinational circuit with depth $O(\log^2 n + n!\log n!)$.

(Proof) First, we compute the reachability problem of each node, only considering edges in H. This computation performed by a circuit with depth O(log²n) (Borodin 1978). We connect every pair of vertices v and v'

We connect every pair of vertices v and v' by a directed edge (v,v') when v' is reachable from v only along edges. After this operation, we consider with reachability along hyperedges. From a subset S of vertices, we can obtain another subset S' such that for each vertex v in S' there exists a hyperedge $(\{v_i,v_j\},v)$ where v_i and v_j are in S. It is clear that it requires

only a constant depth circuit for this one step traverse of hyperedges. Since a hyperedge ({v_{iq}, v_{jq}}, v_{ij}} means v_i, v_j and v_q in G are contained in the same equivalence class and v_q must be a variable vertex, at most 「log₂n'l hyperedges are consecutive in the computation of Step 2.

Thus we construct each equivalence class by at most \$\[\log_2 n' \right]\$ steps of traversing hyperedges. There are at most n' equivalence classes containing variable vertices, because no variable vertex is contained in more than one equivalence class. Then we can compute the reachability problem on H by n' times alternating execution of \$\[\log_2 n' \right]\$

steps hyperedge traversing and one step edge traversing. So we can construct a combinational logic circuit with depth

 $0(\log^2 n + n' \log n')$.

O.E.D.

[Lemma 2] We can construct a combinational logic circuit with depth $O(\log^2 n)$ which decides whether a graph G' in Step 5 is acyclic.

(Proof) Using $O(\log^2 n)$ depth circuit for reachability problem of directed graphs (Borodin 1978), we can easily construct a circuit with depth $O(\log^2 n)$ for acyclic test.

[Theorem 2] Algorithm UNIFY is implemented by a combinational logic circuit with depth $O(\log^2 n + n! \log n!)$.

(Proof) Generation of the incidence matrix of H from G in Step 1 only requires a circuit with depth O(log log n), because each hyperedge or edge can be generated from the local information in G. Step 3 and Step 4 can also realized by O(log log n) depth circuits, since these operations can be done in vertex wise and edge wise respectively. Thus the most time consuming steps are Step 2 and Step 5. From Lemma 1 and Lemma 2, we directly obtain the following theorem.

Q.E.D.

Since Step 2-5 in UNIFY-2 requires a circuit with depth O(log n'), we have the following corollary.

[Corollary] Algorithm UNIFY-2 is implemented by a combinational logic circuit with depth $O(\log^2 n + n! \log n!)$.

The above upper bound is obtained by the worst case analysis. In practical logic programs, we rarely encounter such worst cases. We can assume that n' is much less than n and that the sharing structure of variables is not so complicated. Thus the computation time of UNIFY-2 can be reduced $O(\log^2 n)$ in practical applications.

As a special case of unification, we consider "pattern matching". Pattern matching is unification problem for two terms where one of them is variable free. Since it is sufficient to treat a graph, not a hypergraph, in Step 2 of UNIFY, the computation time is reduced to O(log²n) even for the worst case.

5. CONSIDERATIONS ON THE LOWER BOUND

In this section, we are concerned with the lower bound of the depth of circuits computing UDP and UP. It is shown that UDP is the hardest problem in problems that can be solved by polynomial size circuits in the sense of depth complexity. Namely, it seems very difficult to design a very efficient parallel algorithm for UDP.

Before discussing the lower bound of the depth complexity of UDP, we introduce several concepts and notations. First, we define complexity classes of decision problems. Let P be a problem on alphabet $\{0,1\}$, P denotes a subproblem of P with length n, ni.e., $P_n = P \cap \{0,1\}^n$.

Thus $\mathbf{P}_{\mathbf{n}}$ can be considered as an n-variable logic function. We define complexity classes related with size and depth of logic circuits.

 $\begin{array}{lll} PSIZE=\{P; & For each & P, & there & exists & a \\ & polynomial & p(n) & such & that \\ & C(P_n) < p(n)\} \end{array}$

LOG^kDEPTH={P| For each P, D(P_n)=O(log^kn)} Since the size of a circuit for UDP constructed in the previous section according to algorithm UNIFY is bounded by a polynomial of the input length, UDP is in PSIZE.

[Definition 6] (Borodin 1977) A problem P is said to be log-depth complete for PSIZE if and only if P satisfies the following two properties:

(1) P is in PSIZE.

(1) F is in FSIZE.
(2) For any Q in PSIZE, there are a polynomial p(n) and an infinite sequence of functions {f_n! f_n: {0,1}ⁿ -> {0,1}^{p(n)} X {1,2, ..., p(n)} such that f_n transforms Q_n to one of P₁, P₂, ... and P_{p(n)}, and D(f_n)=O(log n)}. Namely, for a string w in {0,1}ⁿ, if f_n(w)=(w', z), then w is in Q iff substr(w', 1, z) is in P, where substr(w, 1, j)=a₁a₁₊₁...a_j for w=a₁a₂...a_n and 0≤i≤j≤n.

It is directly concluded that if a problem P is log-depth complete for PSIZE and P is in LOG DEPTH for a positive integer k then PSIZE is included in LOG DEPTH. However, we have known no evidence to suggest that there is some k such that PSIZE is in LOG DEPTH. In other words, P is the hardest problem in PSIZE concerned with the delay complexity.

Here we claim that UDP is one of such problems.

[Theorem 3] UDP is log-depth complete for PSIZE.

Before proving Theorem 3, we prepare two lemmas.


A hypergraph H with rank 2 is said to be synchronous if and only if (1) vertices are partitioned into d levels; (2) for all edges (u,v) and all hyperedges ({u,w},v) if v is in level i then u and w should be in level i-1; (3) each vertex in odd levels has only outgoing edges with rank 1 and each vertex in even levels is a source of at most one hyperedge with rank 2; (4) indegree of each vertex in even levels is just one; and (5) indegree of each vertex in odd levels except the first one is positive. We call vertices in odd levels "AND-nodes", and ones in even levels "OR-nodes".

[Lemma 3] For any combinational logic circuit C over a basis {2-AND, 2-NAND} with a single output vertex and for any input vector (x_1,x_2,\ldots,x_n) of C, we can construct a synchronous hypergraph H with rank 2, a subset S of vertices in H and a vertex v_1 such that v_1 is reachable from S if and only if C outputs 1 for the input vector. Moreover the number of vertices and hyperedges (including edges) in H is $O(\operatorname{size}(C)^2)$ and all vertices in S are in level 1.


(Proof) (1) It is easy to convert C to a synchronous circuit C' computing the same function of C, in which all outgoing edges from vertices in level i is pointing vertices in level i+1. The size of C' is clearly bounded by size(C)² (See Fig.2 (b)). Of cause the output of C' is equivalent to C.

(2) We construct a hypergraph H' as follows. For each vertex u in C', place two vertices \mathbf{u}_0 and \mathbf{u}_1 in H'. If u is a computation vertex with label AND and there are edges (u',u) and (u",u) in C', make hyperedges ({u₀',u₀"},u₀), ({u₀',u₁"},u₀), ({u1',u0"},u0), and ({u1',u1"},u1) in H'. If label of u is NAND, make hyperedges ({u₀',u₀"},u₁), ({u₀',u₁"},u₁), ({u1',u0"},u1), and ({u1',u1"},u0) in H' (See Fig.2 (c)). Suppose that v is the output node of C and is adjacent to u. Generate a edge (u1,v1) in H'. Let w be an input vertex with label x_i . When $x_i=1$ let w_1 be in S, and when $x_i=0$ let w_0 be in S. It is clear that v₁ is reachable from S if and only if C' outputs 1 for a given input.


(3) It is easy to transform H' to satisfy the conditions of synchronous hypergraph. Namely, for each hyperedge $e=(\{v_1, v_2\}, u)$ in H', e is replaced by two vertices u', u", edges (v_1, u') , (v_2, u'') and a hyperedge




(a) A Circuit C



(b) A Synchronous Circuit C'



(c) A Hypergraph H'



(d) A Synchronous Hypergraph H

Fig.2 Transformation from a Circuit to a Synchronous Hypergraph

 $(\{u^*, u^*\}, u)$ (See Fig.2 (d)). Thus we obtain a synchronous hypergraph H with $0(\text{size}(C)^2)$ vertices and hyperedges. Q.E.D.

[Lemma 4] For a synchronous hypergraph H, a subset S of vertices in level 1, and an AND-node v₁, we can find a term graph G such that UDP on G is false if and only if v₁ is reachable from S on H.


(Proof) First we put a label for each vertex in H as follows:

- For each hyperedge ({u,v},w) in H, if u≠v, assign a distinct variables in X.
- (2) For every AND-node v in H except v₁, assign a distinct function or constant symbol f in A₁, where outdegree of v is i. Let the label of v be (f,f). Put the label (a,b) for v₁, where a and b are distinct function or constant symbol in A
- (3) For every AND-node v with label (f,f) and a hyperedge ({u,w},v) assigned to x, put the label (f,f) for u if u=w, or put the label (f,x) for u and (x,f) for w if


Make a new vertex \mathbf{v}_0 with label (\mathbf{f},\mathbf{f}) where \mathbf{f} is different from all other function symbols used above operations. Connect \mathbf{v}_0 with all vertices in S by directed edges from \mathbf{v}_0 . We call resulting hypergraph H'. It is trivial that \mathbf{v}_1 is reachable from S on H if and only if \mathbf{v}_1 is reachable from \mathbf{v}_0 on H'. Considering H' as the hypergraph in Step 1 of algorithm UNIFY, we can uniquely construct a term graph G such that UDP for G and the reachability from \mathbf{v}_0 to \mathbf{v}_1 are equivalent. The construction procedure of G from H' is as follows:

- Generate vertices corresponding each variable in H*.
- (2) For every AND-node v in H' with label (f,f), generate vertices v' and v" in G with label f.
- (3) Suppose there is an edge (v,u) in H'. If the label of u is (g,g) then make edges (v',u') and (v",u") in G. If the label of u is (g,x) then generate edges (v',u') and (v",w) where w is the vertex with label x. Similarly, if the label is (x,g), then generate (v',w) and (v",u"). From the construction of H' and G, it is clear that UDP for (G,vo',vo') fails if and only if v1 is reachable from v0 on H'.

an example of the [Example 3] In Fig.3, construction from a synchronous hypergraph to a term graph G is illustrated. For a given hypergraph H, we first put labels. On each hyperedge distinct variable is assigned. The label of v is (A,B) but other AND-nodes have labels (f,f). Labeling of each OR-node is decided by the rule (3) in Adding a new vertex v₀ edges above proof. according to S, we get a hypergraph H' in (a). Next we construct a term graph G in the reachability In this example, problem is reduced to UDP for F(K(J,E(G(A),D(x,C))),L(r,t,H(z,y))) and



(a) Labeling of a Hypergraph H'



(b) A Term Graph G

Fig.3 Transformation from the Reachability Problem on Synchronous Hypergraph to the Unification Problem

F(K(r,t),L(J,E(G(x),z),s)).

Note that the number of vertices and edges in G are linearly proportional to the number of vertices and hyperedges in H, respectively.

Now, we return to the proof of Theorem 3.

(Proof of Theorem 3) For any problem P in PSIZE and every positive integer n, there are a polynomial p(n) and a circuit C_n such that C_n computes a subproblem P_n of P and size(Cn) is not greater than p(n). From Cn, we can construct a simple hypergraph H by From Lemma 4, for a given input Lemma 3. vector for Cn, we obtain term graph G such that UDP for ${\tt G}$ is false if and only if ${\tt C}_{\tt n}$ outputs 1 for the input vector. According to the construction of H and G in the above discussion, it is easy to make a circuit transforming $\mathbf{P}_{\mathbf{n}}$ to a UDP with constant depth. Indeed it is enough the circuit only generates edges of G in the first level from the input to Pn. As shown in the proof of Lemma 3 and 4, these adding edges in G clearly corresponds to the input for Pn. Thus the depth of the circuit is a constant independent of n. Moreover, it has been already shown in the above consideration that the length of UDP also bounded by a polynomial of n. Thus we conclude that UDP is log-depth complete for PSIZE.

Q.E.D.

By the similar discussion of this section, we can also show that unification is log-space complete for PTIME (Jones and Laaser 1976). Namely, if we have an algorithm on a Turing machine for unification which uses O(log n) cells on tapes, we conclude that all problems that have polynomial time algorithms should be computable by an O(log n) tape bounded deterministic Turing machine.

[Theorem 4] (Yasuura 1983) UDP is log-space complete for PTIME.

6. CONCLUSION

We proposed a parallel algorithm for unification. Unification is closely related with the circuit value problem (Ladner 1975) and the reachability problem on hypergraphs which plays important role in the computational complexity theory (Yasuura 1983-B). We showed that unification is one of important problems for attacking the efficient parallel computation scheme.

Although it seems hard to design efficient algorithms for these two problems, we may be able to implement a hardware which can compute UDP or UP effectively, because many practical terms for unification inherently include parallelism that may compute efficiently. It is important to examine the properties of terms which appear in practical situation for designing a good parallel unification algorithm.

ACKOWLEDGMENT

expresses sincere author appreciation to Professor Shuzo YAJIMA of Kyoto University for his suggestions and critisisms. He also thanks Associate Professor Yahiko KAMBAYASHI, Dr. Hiromi HIRAISHI and Mr. Masatoshi YOSHIKAWA in to their comments and Kyoto University discussions on directed hypergraphs. Thanks are also due to Mr. Yuuji MATSUMOTO in ETL, Dr.Kenichi HAGIHARA in Oosaka University, Mr. Toshiaki KUROKAWA in ICOT and all the members of WG.5 in ICOT for their discussions.

REFERENCES

Borodin, A., "On relating time and space to size and depth", SIAM J.Computing, vol.6, no.4, pp.733-744, 1977.

Chang, C.L. and Lee, R.C.T., "Symbolic logic and mechanical theorem proving", Academic Press, New York, 1973.

Jones, N.D. and Laaser, W.T., "Complete problems for deteministic polynomial time", Theoretical Computer Science, vol.3, no.1, pp.105-117, 1976.

Kowalski, R., "Logic for problem solving", North Holland, New York, 1979.

Ladner, R.E., "The circuit value problem is log-space complete for P", SIGACT news, vol.7, no.1, pp.18-20, 1975.

Martelli, A. and Montanari, U., "An efficient unification algorithm", ACM Trans. on Prog. Lang. and Systems, vol.4, no.2, pp.258-282, 1982.

Nilson, N.J., "Problem solving method in artificial intelligence", McGraw-Hill, New York, 1971.

Paterson, M.S. and Wegman, M.N., "Linear unification", JCSS vol. 16, pp. 158-167, 1978.

Robinson, J.A., "A machine-oriented logic based on the resolution principle", JACM vol.12, no.1, pp.63-72, 1965.

Savage, J.E., "The Complexity of computing", John Wiley & Sons, New York, 1976.

Vitter, J.S. and Simons, R., "New classes for parallel complexity - A study of unification and other complete problems in Pm, 1984 (Private Communication).

Yamaguchi, T., Dan, S., Uchnami, S. and Tezuka, Y., "Parallel processing of unification in theorem proving programs", Trans. of IECEJ vol. J67-D, no. 3, pp. 289-296, March 1984 (in Japanese). Yasuura, H., "Studies on complexity theory of logic circuits and hardware algorithms for VLSI systems", Doctorial Dissertation of Kyoto Univ., Kyoto, 1982.

Yasuura, H., "On the parallel computational complexity of unification", ICOT Technical Report TR-027, Oct. 1983.

Yasuura, H. "The reachability problem on directed hypergraph and computational complexity", Yajima Lab. Research Report ER 83-02, Nov. 1983.